

Refine Search

Your wildcard search against 10000 terms has yielded the results below.

Your result set for the last L# is incomplete.

The probable cause is use of unlimited truncation. Revise your search strategy to use limited truncation.

Search Results -

Terms	Documents
L11 and bit\$ and (error\$ or signal\$ or except\$)	35

Database:	US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins
------------------	--

Search:	L12	<input style="border: 1px solid black; padding: 2px 10px;" type="button" value="Refine Search"/>
	<input style="border: 1px solid black; padding: 2px 10px;" type="button" value="Recall Text"/> <input style="border: 1px solid black; padding: 2px 10px;" type="button" value="Clear"/> <input style="border: 1px solid black; padding: 2px 10px;" type="button" value="Interrupt"/>	

Search History

DATE: Thursday, December 09, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u>	<u>Name</u>	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u>
side by side				result set
<i>DB=USPT; PLUR=YES; OP=ADJ</i>				
<u>L12</u>	L11 and bit\$ and (error\$ or signal\$ or except\$)		35	<u>L12</u>
<u>L11</u>	L10 and switch\$		35	<u>L11</u>
<u>L10</u>	l3 and branch\$ and pipe\$		35	<u>L10</u>
<i>DB=TDBD; PLUR=YES; OP=ADJ</i>				
<u>L9</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$		0	<u>L9</u>
<i>DB=DWPI; PLUR=YES; OP=ADJ</i>				
<u>L8</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$		0	<u>L8</u>
<i>DB=JPAB; PLUR=YES; OP=ADJ</i>				

<u>L7</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$	0	<u>L7</u>
<i>DB=EPAB; PLUR=YES; OP=ADJ</i>			
<u>L6</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$	0	<u>L6</u>
<i>DB=USOC; PLUR=YES; OP=ADJ</i>			
<u>L5</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$	0	<u>L5</u>
<i>DB=PGPB; PLUR=YES; OP=ADJ</i>			
<u>L4</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow program counter and variable\$ and accelerat\$	0	<u>L4</u>
<i>DB=USPT; PLUR=YES; OP=ADJ</i>			
<u>L3</u>	L2 and accelerat\$	36	<u>L3</u>
<u>L2</u>	L1 and program counter and variable\$	110	<u>L2</u>
<u>L1</u>	cpu and process and execut\$ and register and stack and virtual and overflow and underflow	236	<u>L1</u>

END OF SEARCH HISTORY


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
Search: The ACM Digital Library The Guide

THE ACM DIGITAL LIBRARY
[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used
[virtual](#) and [execute](#) and [cpu](#) and [overflow](#) and [underflow](#) and [operand](#) and [move](#) and [register](#) and [memory](#)

14

 Sort results by
[Save results to a Binder](#)
[Try an Advanced Search](#)

 Display results
[Search Tips](#)
[Try this search in The ACM Guide](#)
 [Open results in a new window](#)

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale
1 The KScalar simulator

J. C. Moure, Dolores I. Rexachs, Emilio Luque

 March 2002 **Journal on Educational Resources in Computing (JERIC)**, Volume 2 Issue 1

 Full text available: [pdf\(493.35 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Modern processors increase their performance with complex microarchitectural mechanisms, which makes them more and more difficult to understand and evaluate. KScalar is a graphical simulation tool that facilitates the study of such processors. It allows students to analyze the performance behavior of a wide range of processor microarchitectures: from a very simple in-order, scalar pipeline, to a detailed out-of-order, superscalar pipeline with non-blocking caches, speculative execution, and comp ...

Keywords: Education, pipelined processor simulator

2 The Clipper processor: instruction set architecture and implementation

W. Hollingsworth, H. Sachs, A. J. Smith

 February 1989 **Communications of the ACM**, Volume 32 Issue 2

 Full text available: [pdf\(4.67 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

Intergraph's CLIPPER microprocessor is a high performance, three chip module that implements a new instruction set architecture designed for convenient programmability, broad functionality, and easy future expansion.

3 An example RISC vector machine architecture

Martin Dowd

 September 1987 **ACM SIGARCH Computer Architecture News**, Volume 15 Issue 4

 Full text available: [pdf\(484.57 KB\)](#) Additional Information: [full citation](#), [index terms](#)
4 A VLIW architecture for a trace scheduling compiler

Robert P. Colwell, Robert P. Nix, John J. O'Donnell, David B. Papworth, Paul K. Rodman

 October 1987 **Proceedings of the second international conference on Architectural support for programming languages and operating systems**, Volume 15 , 22 , 21 Issue 5 , 10 , 4

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)[Quick Links](#)**Welcome to IEEE Xplore®**

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet

 [Print Format](#)[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

Refine Search

Search Results -

Terms	Documents
(712/244 712/210).ccls.	756

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L4

[Refine Search]

[Recall Text] [Print]

[Clear]

[Interrupt]

Search History

DATE: Thursday, December 09, 2004 [Printable Copy](#) [Create Case](#)

Set Name **Query**
side by side

Hit Count **Set Name**
result set

DB=USPT; PLUR=YES; OP=ADJ

<u>L4</u>	712/244,210.ccls.	756	<u>L4</u>
<u>L3</u>	717/147,148,149.ccls.	297	<u>L3</u>
<u>L2</u>	717/143.ccls.	168	<u>L2</u>
<u>L1</u>	717134,135,136,137,138,139,140.ccls.	0	<u>L1</u>

END OF SEARCH HISTORY